
Jelly

Ryuz(<https://github.com/ryuz/>)

Jun 21, 2022

Contents:

1	Overview	1
1.1	ãAřãAŸãĆAãAñ	1
1.2	æğÑæĹŘ	1
1.3	Real-time OS ãAñãAđ'ãAĎãAę	2
1.4	Real-time Neural Network ãAñãAđ'ãAĎãAę	2
1.5	JellyãĆŠă;£ãAčãA§ãĆũãĆzãĈEãĈăãAőãĈGãĈcãŃTçŤz	2
2	DMA	3
2.1	jelly_buffer_manager	3
2.2	jelly_buffer_allocator	3
2.3	jelly_dma_stream_write	3
2.4	jelly_dma_stream_read	4
2.5	jelly_dma_fifo	5
2.6	jelly_dma_video_write	5
2.7	jelly_dma_video_read	6
3	Video éŮcéĂč	7
3.1	jelly_video_parameter_update	7
3.2	jelly_video_format_regularizer	8
3.3	jelly_vin_axi4s	8
3.4	jelly_vout_axi4s	8
3.5	jelly_vsync_generator	8
3.6	jelly_dvi_tx	8
3.7	jelly_mipi_csi2_rx	8
3.8	jelly_hdmi_rx	9
3.9	jelly_vdma_axi4s_to_axi4	9
3.10	jelly_vdma_axi4_to_axi4s	9
4	çŤzãĈŘãĈğçŘEçŮcéĂč	11
4.1	img ãĈŘãĈzãžTægŸ	11
4.2	jelly_axi4s_to_img	11
4.3	jelly_img_blk_buffer	12
4.4	jelly_img_demosaic_acpi	12
4.5	jelly_img_color_matrix	12
4.6	jelly_img_gaussian_3x3	12
4.7	jelly_img_sobel_core	12
4.8	jelly_img_binarizer	12

4.9	jelly_img_selector	12
4.10	jelly_img_previous_frame	13
4.11	jelly_img_dnn_maxpol	13
5	Library éŮcéĂč	15
5.1	æĕCèĕA	15
5.2	âŔĎçlôâĈl'âĈd'âĈŮâĈl'âĈl	15
6	CPU (MIPS-I compatible)	17
6.1	æĕCèĕA	17
6.2	CPUâĈşâĈcâĈăAôæĕCèĕA	17
6.3	jelly_cpu_top âĈcâĈyâĈčâĈijâĈn	17
6.4	CPUâĈĜâĈŔâĈĈâĈŕâĈlâĈijâĈl	22
6.5	UARTçtŋçŦŝâĈĜâĈŔâĈĈâĈŕâĈlŮâq	23
6.6	WISHBONEâĈŔâĈz	24
6.7	Jelly bus	24
6.8	âŦjâzd'âĈzâĈĈâĈlç■l'	25
7	MIPS-I äžŠæŔŽăĈj;ăĈŦăĈlăĈşăĈćçŦŕăćĈ	27
7.1	ăAŕăAŸăĈAăAñ	27
7.2	Jelly-CPUăAôçl'žâçt'	29
7.3	ăĈûăĈzăĈĖăĈcăăAôĕhăĈŸŎ	29
7.4	CPUăĈşăĈcâĈăAôăĈŮăĈ■ăĈĈăĈŕăĈžş	29
7.5	éŮŦçŽçşŦŕăćĈăAñăAđ'ăAĎăAĕ	30
8	Indices and tables	31

1.1 Introduction

Jelly is a software framework for FPGA and ASIC design. It is designed to be a high-level, easy-to-use, and efficient tool for designing digital logic. It supports a wide range of hardware targets, including FPGAs, CPLDs, and ASICs. The framework is built on top of the Verilog and VHDL languages, and it provides a rich set of features for designing and simulating digital logic. It is designed to be a high-level, easy-to-use, and efficient tool for designing digital logic. It supports a wide range of hardware targets, including FPGAs, CPLDs, and ASICs. The framework is built on top of the Verilog and VHDL languages, and it provides a rich set of features for designing and simulating digital logic.

1.2 Getting Started

1.2.1 Installing Jelly

1.2.2 Running Jelly

1.2.3 Project Setup

After installing Jelly, you can create a new project by running the following command:

1.3 Real-time OS ãAñãAđ'ãAĐãAę

æŃŽä;IJãAõ HOS-V4a ãAñãAęãÄAäÿLèlŸãAõ MPISăžŠæRŽãCşãĆcãÄAµMicroBlazeãÄACortex-R5
ãAłãAł'ãAñãr;ã£IJäÿ■ãAğãAZãĂĆ

1.4 Real-time Neural Network ãAñãAđ'ãAĐãAę

ã;ôãLEãRfèÇ;ãZđeũrèlŸe£řãAñãşzãAęãARLUT çŽt' æŒã■ç£ŠãAñãĆLãCñæúşãsd'ã■ç£ŠãĆcãÇGãCñ(LUT-
Network)çTlãAôã■ç£ŠçŠřãCãAłãAŮãAęéŮŃçŽžäÿ■ãAđBinaryBrainãCCJellyãAđçTzãČRãĞęçŘEãCşãČşãČlãČijãČ■ãČşãČLãČŞçT
AXI4-Stream ãAłãAđãAğæşŒçTlçŽĐãAğãAZ)ãĂĆ
ãČããČcãČlãČŞãžNãAŤãAŽãAñãČlãČcãČñãČ£ãČd'ãČããAñæŒlènŮçŤŘædIJãAŃãĞžãŁZãRfèÇ;ãAğãAČãČLãÄAæIJñãČŮãČl'ãČČãČ

1.5 JellyãĆŠä;£ãAčãAşãĆũãĆžãČEãČããAłãČGãČcãŃŤçŤž

- Real-Time Deep Neural Network
- Real-Time GPU
- IMX219 1000fps
- IMX219+OLED

2.1 jelly_buffer_manager

DMA is a hardware component that can transfer data between memory and I/O devices. It is used to transfer data between the CPU and the DMA controller.

2.2 jelly_buffer_allocator

jelly_buffer_manager is a software component that manages the DMA buffer. It is used to allocate and deallocate DMA buffers.

2.3 jelly_dma_stream_write

2.3.1 æðCèA

NæñqāĒĈæġŇéĀāāŌ Stream āAŇāCL AXI4 āČqāČcāČlāČŘāČzāAŷāAĪāAŮāAęæŽŷāA■ē; ijāAŁāČŚēāŇāAĒāČ æŽŷāA■ē; ijāAŁāĒĒāAŌāČŘāČČāČŤāČqāĹūā; qāAĪāĀAāČĜāČijāČĒāAŌæŽŷāA■ē; ijāAŁāAĪāAĪāČŚŇŇŇŇŇāĠġēŇŷāAĪæL' sāAĎāā āĒĒēČĪāAŇFIFOāČŘāČČāČŤāČqāČŚæIJL' āAŮāAęāAŁāČLāĀAāČŘāČČāČŤāČqāAŇæžŮāČZāAġāA■āAŁāČĪāČd' āČzāĒēāAŌāAŁāy CPUāAŇāCL' āAŌāČŇāČŷāČzāČĸLūæĒŇād' L' āŇŮāČĎāL' sāČĒē; ijāAŁāAĪāĀAāĒĒēČĪFIFOāAŌæŌŇéĠŘāAŇçĎāēŮēāĸČāAŇAXI4ā NæñqāĒĈæġŇéĀāāČŚāŘĎæñqāĒĈāŌ first āAĪ last āAġēāĪāAŽāĀČĸL' zāAŇ last āČŚāĹĪ'çŤĪāAŮāAę āŷāēŷāČĜāČijāČĒāČŚāČŚāČĜāČČāČŚāČŘāAŮāAŁāČLāĀAā; ŽāĒēāČĜāČijāČĒāČŚāČŇāČČāČĹāAŮāAŁāČLāAġāA■āČŇāĀČāAŁāA DMA ēĪdāŇŤā; IJæŽČāAŇ Streamā āAŌ ready āČŚāČČāČĪāČĪāČĹāAŮāAęāĀAāČĜāČijāČĒāČŚāČzāČ■āČČāČŮāAŽāČŇæĪ' šēČ; āAŇ

2.3.2 āČňāČyāČzāČĚāzŤæġŸ

āČcāČĹ'āČňāČzāAřWISHBONEāAōāČřāČijāČĹ'āČcāČĹ'āČňāČzāĀČ āČňāČyāČzāČĚāzĚāČDāĹiæIJšāĀd'āAř pa-
rameter æŇGāōZāAğāđ'L'æZř'āRřēČ;āĀČ

2.3.3 āŇŤä;IJèĭñæŸŌ

CTL_CONTROL āAō bit0 āAŇ1āAōæŽČāAŋNæñqāĚČæġŇéĀāāAōāČGāČijāČĚāAōēĭāGžāAŮāČŠeāŇāAĎāĀAāRĎæñqāĚČāAōāĚ

CTL_CONTROL āAō bit2 āAŋ1āČŠčŋŇāAęāAĭāAĎéŽŘāČĹāAřāĀAçžřāČĹēŤāAŮāRŇāAYāŇŤä;IJāČŠeāŇāAęāĀČCTL_CONTROL
āAō bit2 āAŋ1āČŠčŋŇāAęāAšāāt'āRĹāAřæñqāZðèzcéĀAōNāžĚāAğāĀAbit0āAřēGĭāŇŤāČřāČĭāČcāAŤāČŇāAęāAJæāAŽāČŇāĀ

CTL_CONTROL āAō bit1 āČŠčŋŇāAęāČŇāAĹ1āAōæŽČāAřçžřāČĹēŤāAŮāAōāČĚāČđ'āČšāČšāČřāAğāČŠāČĹ'āČqāČijāČĚāAōāAęā
CTL_CONTROL āAō bit1 āAřēGĭāŇŤāČřāČĭāČcāAŤāČŇāČŇāĀČ āĚĚēČĹçŽĎāAŋāČŮāČcāČĹ'āČijāČňāČyāČzāČĚāČŠæIJL'āAŮāAęā

āL'sāČĹē;ijāAęāAřāĀA1āZđāAōèzcéĀAāAŇçŤČāČŘāČŇæřŌāAŋçŽžçŤšāAŽāČŇāĀČāČŠāČĹ'āČqāČijāČĚāAōæZř'æŮřāZĹçŤĎāČŠā

2.3.4 parameter ēĭāōŽ

āČGāČŤāČĹ'āČňāČĹāĀđ'āAŇāČĹ'āđ'L'æZř'āAŽāČŇāĭĚēēAāAōāAČāČŇāRřēČ;æĀğāAōāAČāČŇāČČāAōāAāāAŠēĹŸēijL'āAŽāČŇā

2.3.5 āČĭāČijāČĹāzŤæġŸ

æIJñāČcāČyāČcēāČijāČŇāAōāČĭāČijāČĹāAōāRĎāĚqāRŮāAřäzēäyŇāAōēĀŽāČĹāĀČ

endian āAř āŇŤçŽĎāAŋāđ'L'æZř'āAŽāČŇāAšāAĹāAřæČšāōZāAŮāAęāAĎāAĭāAĎāAōāAğæšĭæĎRāĀČāČŘāČzāzĚāđ'L'æRZāAŇā;IJ

2.4 jelly_dma_stream_read

2.4.1 æęČèēA

(āAĹāAāāČGāČŘāČČāČřāyāĀAwriteāČČāČzāČČāČĹāAğēŮŇçŽžäy)

AXI4 āČqāČcāČĭāČŘāČzāAŇāČĹ'NæñqāĚČēĭāAğāGžāAŮāAę Stream āČŠāGžāĹZāAŽāČŇāĀČ
ēĭāGžāAŮāĚĹāAōāČŘāČČāČŤāČqāĹŮāqāAĹāĀAēĭāGžāAŮāČGāČijāČĚāAōāĹ'L'çŤĭāAř'āAĹāČŠçŇŋçŋŇāēĀġēŇŸāAŘæL'sāAĎāAđ

āĚĚēČĭāAŋFIFOāČŘāČČāČŤāČqāČŠæIJL'āAŮāAęāAĹāČĹāĀAāČŘāČČāČŤāČqæžcāČŇāAŮāAĭāAĎāĹēēGRāAōāAęāČŠēĭāAğāG

CPUāAŇāČĹ'āAōāČňāČyāČzāČĚçĹŮæĚŇāđ'L'āŇŮāČĎāĹ'sāČĹē;ijāAęāAřāĀAāĚĚēČĭFIFOāAōæōŇēGRāAŋçĎqēŮcāŤČāAŋAXI4ā
(āČGāČijāČĚāAōāōNāžĚāČŠçšēāČĹāAšāAĎāāt'āRĹāAřāĀAāČGāČijāČĚāČŠāĹ'L'çŤĭāAŽāČŇāAř'āAōāČšāČcāAŇāČĹ'āōNāžĚāĹ'sāČ

2.4.2 āČňāČyāČzāČĚāzŤæġŸ

āČcāČĹ'āČňāČzāAřWISHBONEāAōāČřāČijāČĹ'āČcāČĹ'āČňāČzāĀČ āČňāČyāČzāČĚāzĚāČDāĹiæIJšāĀd'āAř pa-
rameter æŇGāōZāAğāđ'L'æZř'āRřēČ;āĀČ

2.4.3 aNTä;JlèñæYÖ

CTL_CONTROL aAó bit0 aAñ1aAóæZĆaAñNæñqâĚĈæġNéĂăaAóăĈGăĈijăĈĚaAóĚl■ăĠzăAŮăĈSèqNăAĐăĂAăŘDæñqâĚĈăAóăĚ
 CTL_CONTROL aAó bit2 aAñ1ăĈSĉñNăAęăAłăAĐéŽŘăĈĹăAřăĂAçzřăĈĹèĚTăAŮăRŇăAYăNTă;IJăĈSèqNăAĚăĂĈCTL_CONTROL
 aAó bit2 aAñ1ăĈSĉñNăAęăAşăât' aŘĹăAřæñqâŽðèzcéĂAóNăžĚăAğăĂAbit0ăAřèĠăNTăĈřăĈĹăĈăAŤăĈNăAęăAĲă■ăăZăĈNăĂ
 CTL_CONTROL aAó bit1 aĈSĉñNăAęăĈNăAĲ1ăAóæZĆăAřçzřăĈĹèĚTăAŮăAóăĈĚăĈd' aĈşăĈşăĈřăAğăĈSăĈĲ' aĈqăĈijăĈĚăAóăAĚă
 CTL_CONTROL aAó bit1 aAřèĠăNTăĈřăĈĹăĈăAŤăĈNăĈNăĂĈ aĚĚéĈĲçŽĐăAñăĈŮăĈăĈĹ' aĈijăĈñăĈyăĈzăĈĚăĈSæIJĹ' aAŮăAęă
 aĹ'şăĈĹèĲijăAĚăAřăĂAĲ1ăŽđăAóðèzcéĂăăAŇçĲĈăĈRăĈNăřŎăAñçŽžçTşăAŽăĈNăĂĈăĈSăĈĲ' aĈqăĈijăĈĚăAóăZt' æŮřăžĹçt' ĐăĈSă

2.4.4 parameter èl■ăóŽ

aĈĠăĈŤăĈĲ' aĈñăĈĹăĂd' aAŇăĈĹ'ăd' L' æŽt' aAŽăĈNăĚĚèçAăAóăAĈăĈNăRřèĲ; æĂğăAóăAĈăĈNăĈĈăAóăAăăAŞèĲYèijĹ' aAŽăĈNă

2.4.5 aĈĹăĈijăĈĹăžTæġY

æIJăăĈăăĈyăĈăăĈijăĈñăAóăĈĹăĈijăĈĹăAóăRĐăĚqăRŮăAřăžèäyNăAóéĂŽăĈĹăĂĈ
 endian aAř aŇŤçŽĐăAñăd' L' æŽt' aAŽăĈNăAŞăAĲăAřăĈşăóŽăAŮăAęăAĐăAłăAĐăAóăAğæşĲăĐRăĂĈăĈRăĈzăžĚăd' L' æRŽăAŇă;IJ

2.5 jelly_dma_fifo

ăd' ŮéĈĹăĈqăĈăăĈĹăĈSăĹĲ' çŤĲăAŮăAşăd' ġăĈĲăĈd' aĈzăAóFIFOăĈSæġNăĹRăAŽăĈN

2.5.1 aĈñăĈyăĈzăĈĚăžTæġY

aĈăăĈĹ' aĈñăĈzăAřWISHBONEăAóăĈřăĈijăĈĹ' aĈăăĈĹ' aĈñăĈzăĂĈ aĈñăĈyăĈzăĈĚăžĚăĈĐăĹăIJşăĂd' aAř pa-
 rameter æŇĠăóŽăAğăd' L' æŽt' aRřèĲ;ăĂĈ

ăşžæIJñçŽĐăAñăĈqăĈăăĈĹăĈSăĹ'şăĈĹă;şăAęăAęăAŮăAĲ;ăAĲăAřăĂAăĈzăĈĹăĈĹăĈijăĈăăĈĠăĈijăĈĚăAñăř;ăAŮăAęăăĹăd' ġăAĲĲ
 aAşăAăăAŮăĂAăĈqăĈăăĈĹăĈRăĈzăžĚăAŇăĈzăĈĹăĈĹăĈijăĈăăĈRăĈzăžĚăĈĹăĈĹăd' ġăA■ăAĐăât' aŘĹăĂAăĈRăĈzăžĚăĹăAóăĈĈ
 aĈqăĈăăĈĹèl■ăAĚăZyăA■ăAóăyqçñřăAğăĈşăĈăăĚăAñăĈĈăřRăAŤăAĲFIFOăĈSæŇAăAçăAęăAĹăĈĹăĂAăĈĠăĈijăĈĚăAóăRĈăA
 aĈñăĈyăĈzăĈĚăAñăAřăĈĚăĈd' aĈăăĈăăĈăăĈĹăĈñăĈyăĈzăĈĚăĈSçŤĲăĐRăAŮăAęăAĹăĈĹăĂAăĈĠăĈijăĈĚăĈĐç' žăA■ăAŇ
 awlen/wrlen aAóăĈĲăĈd' aĈzăRĈăĈRăAłăAŘăAęăĈăăĈĚăĈd' aĈăăĈăăĈăăĈĹăAŽăĈNăAřðèzcéĂăăĈSèqNăAĚăĂĈăĈĚăĈd' aĈăăĈăă

2.6 jelly_dma_video_write

AXI4	Stream	Video	æŽyăA■èĲijăAĲçŤĲăAóDMA	jelly_dma_stream_write	aAó	N=3
------	--------	-------	------------------------	------------------------	-----	-----

ăAóăĈĲ' aĈĈăĈSăĈijăAĲăAŮăAęăăşçèĚăAŤăĈNăAęăAĐăĈN

2.6.1 ĀČňāĆÿāĆžāĆ£āžŦæġŸ

āĆćāČĹ'āČňāĆžāĀřWISHBONEāĀŕāČřāČijāČĹ'āĆćāČĹ'āČňāĆžāĀĆ āČňāĆÿāĆžāĆ£āžĚāČĎāĹīæIJšāĀđ'āĀř pa-
rameter æŊĜāŕŹāĀġāđ'L'æŽř'āŔřèČ;āĀĆ

2.7 jelly_dma_video_read

AXI4 Stream Video ěĤāĀŁāĜžāĀŮčŦíāĀđDMA

CHAPTER 3

Video éÚcéĂč

/rtl/video äzëäyÑāAñāAČăĈŃăĈăCŷăĈěăĈijăĈń

3.1 jelly_video_parameter_update

3.1.1 æęCèęA

frame start āĈŠæd' IJăĠžăAŮăAęăĈŚăĈl' āĈăăĈijăĈĚăĈt' æŮřăĚăăRŭăĈŚăĠžăAŽ

3.1.2 āĈñăĈŷăĈzăĈĚăžŤæğŸ

āĈăăĈl' āĈñăĈzăAřWISHBONEăAğăăĈřăĈijăĈl' āĈăăĈl' āĈñăĈzăĂĈ āĈñăĈŷăĈzăĈĚăžĂăĈĎăĹăIJşăĂđ'ăAř pa-
rameter æŊĠăđŽăAğăđ' L' æŽt' âRřêĈ;ăĂĈ

3.1.3 âŊŤăĹJèĹñæŸŎ

ăRĎĉŤzăĈRăĠĠęĉRĚăĈşăĈăăĠăĠĠęĉRĚéĂŤăŷ■ăAñăĈŚăĈl' āĈăăĈijăĈĚăăŊăđ' L' âŊŮăAŽăĈŃăAĹăŷ■ăŤt' âRĹăĈŞęŭăAŞăAŽăĈşăĈ
æIJñăĈşăĈăăAřăĂăăAŤăĈl'ăAřĉŤzăĈRăĠĠęĉRĚăĈşăĈăăŮşăAğăŷ■ăŤt' âRĹăĈŞęŭăAŞăAŤăAĴăAĎăAşăĈAăAñăĂăăĹNĉŭŽăĈşăĈăă

3.2 jelly_video_format_regularizer

3.2.1 æḡĊèḡA

AXI4-Stream Video āĊŠæŃĠǫŽāĊŦāĊŦ' āĊijāĊđāĊĊāĊĹāAñæ■ċèḡRāŃŨāAŽāĊŃ

3.2.2 āĊñāĊŸāĊzāĊ£āzŦæḡŸ

āĊċāĊĹ' āĊñāĊzāAŦWISHBONEāAǫāĊŦāĊijāĊĹ' āĊċāĊĹ' āĊñāĊzāĊĊ āĊñāĊŸāĊzāĊ£āzĒāĊĐāĹiæIJšāĊđ' āAŦ pa-
rameter æŃĠǫŽāAǫāđ' L'æŽŦ' āŦŦèĊ; āĊĊ

3.2.3 āŦŦāŦIJèlñæŸŌ

äŸzāAñċŦzāĊŦāĊĒēāĹZāĊĠāĊŦāĊđ' āĊzāAǫċŦAċĐŦāAǫāĹĠæŨ■āĊĐāĊĠāĊijāĊ£æñāāAšāĊāāĊŦāĊŦ' āĊijāĊđāĊĊāĊĹäŸ■äŸĀèĠ' ā

3.3 jelly_vin_axi4s

āĊŠāĊĠāĊĹāĊĒēāĹZāĊĊ AXI4 Stream video āAñāđ' L'æŦŽ

3.4 jelly_vout_axi4s

AXI4 Stream video āĊŠāĊŠāĊĠāĊĠāĊŽāĹZāAñāđ' L'æŦŽ

3.5 jelly_vsync_generator

āĊŠāĊĠāĊĠāĊŽāĹZċŦŦāAǫāŦŦæIJšāġāŦŦŦšæĹŦ

3.6 jelly_dvi_tx

DVIāĠžāĹZāĊšāĊĊ

3.7 jelly_mipi_csi2_rx

MIPI-CSI2 āAǫāŦŦŦāġāġāĊšāĊĊ

3.10.3 ǎŇŤǎĭJèĭñæŸŎ

CTL_CONTROL ǎAŏ bit0 ǎAŇ1ǎAŏæŽĆǎAŋçŤzǎČŔǎČĜǎČijǎČĚǎAŏèĭ■ǎĜžǎAŮǎČŠèǎŇǎAĚǎĂČCTL_CONTROL
ǎAŏ bit2 ǎAŇ1ǎAŏǎǎt' ǎŔĹǎAŕǎĂPARAM_SIZEǎĹĚèzćéĂǎǎZǎĆŇǎAĭǎAĪǎæ■ǎǎZǎĆŇ(bit0ǎAŕèĜĭǎŇŤǎČŕǎČĭǎČć)ǎĂČ
ǎAĭǎAĚǎǎǎǎǎAĎǎǎt' ǎŔĹǎAŕçŤzǎČŔǎAŇǎĚǎǎĆŇǎAŖǎǎAŖǎǎAŋçŕǎČĹèĤǎAŮèzćéĂǎǎČŠèǎŇǎAĚǎĂČ
CTL_CONTROL ǎAŏ bit1 ǎAŇ1ǎAŏæŽĆǎAŕèzćéĂǎéŮŋǎĜŇǎČĎçŕǎČĹèĤǎAŮǎAŏǎČĚǎČd' ǎČšǎČšǎČŕǎAǎǎČŠǎČĭ' ǎČǎǎČijǎČĚǎAŮ
PARAM_SIZE ǎAŕ PARAM_WIDTHǎŮPARAM_HEIGHT ǎAŏǎČĭǎČd' ǎČžǎAǎǎĂČǎĆŇǎǎĤĚèçAǎǎAŇǎĂČǎĆŇǎĂČ

çŤzãČŘãĜęçŘĚéÚcéĂĉ

4.1 img āČŘãČzãŤæĝŸ

çŤzãČŘãĜęçŘĚãĀñãĀŁãĀĎãĀęãĀĀAXI4 Stream āČŘãČzãĀōãĀāŖũãČŠãĀŤãĈĹ'ãĀñçŕqæŸŸãĀñæĹ'šãĀĚçČzãĀñãĀĀJellyãĀġãĀ
imgāČŘãČzãĀĭãĀĎãĀĚçNñëĠãzŤæĝŸãĀñãĎ'Ĺ'æŖZãĀŮãĀęãĀĜęçŘĚãĀŮãĀęãĀĎãČNãĂĈ

imgāČŘãČzãĀōãŸzãĀĭãĀāŖũãĀŕãzëãŸNãĀōéĂZãĈĹãĀġãĀČãĈĹãĀĀãĀĒĚëĀãĀñãĀĪĪãĀŸãĀęãĀNãĀĹĉçŤzãČŘãĜęçŘĚãĀñãzŸéZŖã

img āČŘãČzãĀŕæĪĴĹ'ãĹzãČŤãČŕãČzãČñãĀNçĎqãĀĎããŕ'ãŖĹãĀñcke(ãČŕãČ■ãČČãČŕãČĎ'ãČ■ãČĵãČŮãČñ)ãČŠãČ■ãČšãČĵãČĹãĀZã

ãĀŮãĀŸãĀNãĀçãĀęãĀĀcke āĀōæĪĴĹ'ãĹzãĀĭæĪŸéŮŸãĀōãĀĒãČŠãĜęçŘĚãĀZãČNãĀŕãĀĀçĜãČĵãČĒãĀŕãĀZãĀzãĀęéĂĉçũZãĀġ

ãĀĴãĀŸãĀĀçŤzãČŘãĜęçŘĚãĀñãĀŁãĀĎãĀęãĀŮãĀŕãĀŮéĜ■ëĀãĀñãĀĭãČNãČĪãČĵãČĀãČĵãĜęçŘĚãĀñãĀŁãĀĎãĀęãĀĀçŤzãČŖ

ãŸĂæŮzãĀġæĪĴĹ'ãĹzãČŤãČŕãČzãČñãČŠĉĎ'zãĀZdeãĒqãŖũãČČãČZãĀĹãĀęãĀĎãČNãĂĈãšzæĪŃçZĎãĀñãĀŕçĎqãĹzãČŤãČŕãČzãČ

cke āĀNãŸNãĀŸãČĹ'ãČNãČNãĀNãĀĀ3x3ãĀĭãĀŕ'ãĀōãČŮãČ■ãČČãČŕãĜęçŘĚãČŠëqNãĀĒããŕ'ãŖĹãĀŕæĪĴçĹČãĈĹ'ãČĎ'ãČšãĀōæŮĈ

ãĀĴãĀŸãĀĀçŤzãČŘãĜęçŘĚãĀōãĜzãĹZéĀŮçĹNãĀñãĀŁãĀĎãĀęãĀŕãĀĀŸ■ëĀãČŤãČŕãČzãČñãĀōdeãČŠãŸNãĀŸãČNãĀŸãĀĭãĀġ

ãĀŸãČNãČĹ'ãĀñãČĹãČĹãĎ'ZãĀŖãĀōãĹũã;qãĒqãŖũãČŠëĪĴĹ'ãĀŮãĀęãĀĎãČNãĀNãĀĀãĀŸãČNãČĹ'ãČŠãĀZãĀzãĀęãĒĒëãĹãĀĭãĀ

ãĀōçñNãĀŸãĀĭãĀĎãČĜãČĵãČĒãĀŕãzŮãĀōãĀZãĀzãĀęãĀōãĒqãŖũãĀŕçĎqãĹzãĀĭãĀZãČNãĀŸãĀĭãĀġãĀĀçĹãČzãČČãČĹãĒqãŖũã

valid āĀñãĀNãĀNãČŖãČNãĒqãŖũãĀãĀŸãĀñãĀZãČNãĀŸãĀĭãČČãŖŕëČ;ãĀĭãĀŮãĀęãĀĎãČNãĂĈ

4.2 jelly_axi4s_to_img

AXI4 Stream āČŠ img āČŘãČzãĀñãĎ'Ĺ'æŖZãĀŮãĀĀçŤzãČŘãĜęçŘĚãĴNãĀñãĒ■ãĀŸ AXI4 Stream
ãĀñæĹzãĀZãČšãČãĂĈ

4.3 jelly_img_blk_buffer

çTzâČŘăČŠ NĀŪM āAőăČŪăČ■ăČČăČřăAñăđ'L'æRZăAŪăAęçTzâČŘăGęçŘĚăČŠăČćăČŭăČzăČĹăAŻăČNăČşăČćăĂČ
 āČř'āČđ'āČşăČŘăČČăČŤăČăăAĹăČŤăČřăČzăČñăČŘăČČăČŤăČăăČŠăČZăAĹăĂAăČŪăČ■ăČČăČřăGęçŘĚăAñăđ'ĒēēAăAĹă■Ÿă;■ăAğ
 M-1 āČř'āČđ'āČşăĹĒăAőăAĒăžŭăAŇçŽzçTşăAŻăČNăĂČ
 āAĹăAőăŽZăĂAăČIJăČijăĂăČijăGęçŘĚăAĹăAŪăAę NONE, CONSTANT, REPLICATE, RE-
 FLECT, REFLECT_101 āAĹăAĹ'āAőăGęçŘĚăAŇăAÿæĹđăRřēČ;āAğăAČăČĹăĂAăOpenCV
 āAőăAĹăČNăAĹăAžăAĵjăÿĂēĠř'āAŻăČNăĂČ

4.4 jelly_img_demosaic_acpi

ACPIæşTăAñăČĹăČNăČĠăČćăČŭăČđ'ăČř

4.5 jelly_img_color_matrix

ăČñăČř'ăČĵăČđăČĹăČĹăČČăČřăČzăGęçŘĚ

4.6 jelly_img_gaussian_3x3

3x3 éZŘăőŽăAőăČñăČęăČŭăČćăČşăČŤăČćăČñăČĚ

4.7 jelly_img_sobel_core

Sobel āČŤăČćăČñăČĚăČşăČćăZzăőŽăĂđ'āAğăAőăĵTçőŪăAĹăAőăAğăČZăČzăČĹăAŇăČĹ'ēĹăăőŽăAŻăČNăČñăČÿăČzăČĚăAřăAĹăA

4.8 jelly_img_binarizer

ĵĵŠăĂđ'ăŇŪăČşăČć

4.9 jelly_img_selector

çTzâČŘăČzăČñăČřăČĚăĂČ äÿzăAñăČĠăČŘăČČăČřăZČăAñăÿ■éŪşăČĠăČĵăČĚăČŠăĹĠăČĹăZăĚăAĹăAęăĠăZăAŻăČNăAĹăAĹ'ă

4.10 jelly_img_previous_frame

lãAđ' aL■ãAđãCŤãČňãČijãČããCŠãđ' ŮéČlãČqãČćãČlãAňãŁlã■ŸãAŮãAęãLl'çŤlãAŽãČNãAšãČAãAđDMAãČćãČŸãČěãČijãČň

4.11 jelly_img_dnn_maxpol

DNNçŤlãAđ MaxPooling ásd'ãĂĆ

çŸđãŕRãCŠëãŤãAđ de ãAđçňNãAšãAŤãAđČGãČijãČĚãČŠãGzãŁZãAŽãČNãAšãČAãĂAãAšãAđã;ŤãAňãAŤãČL'ãAňçŤzãČRãGęçŁ
AXI4 Stream ãAňæŁzãAŽãŁĚëëAãAŤãAđČãČNãĂĆ

5.1 æęĆèęA

/rtl/library äzëäÿNãAñãĂAăĈĹăAŖă;£ãAĖăĈŖăĈd'ăĈŮăĈŖăăĈĭçŽDăAĭăĈĉăĈÿăĈěăĈijăĈńçĭd'ăĈŠéŽĖăĈAăAęăAĎăĈNăĂĈăAĭăĈNăAžăAŖăÿNèĬŸăAđăĖ■æŦŖ'çŖĖăAŮăĈĹăAĖăAĭăAŮăAęăAĎăĈNăAŊăĂAçŖĭçŁúăAĭăAăăŖd'ăAĎăĈĈăăAđăĈĈăæűűăĬăAŮ

5.2 ăŖĎĉĭóăĈŖăĈd'ăĈŮăĈŖăăĈĭ

5.2.1 jelly_ram_XXX çşž

ăĖĖëŦĭăĈqăĈĉăĈĭéŮcéĂčăAđăĈŖăĈd'ăĈŮăĈŖăăĈĭçĭd'

5.2.2 jelly_fifo_XXX çşž

FIFOăĈŠăęNăĹŖăAžăĈNăĈŖăĈd'ăĈŮăĈŖăăĈĭçĭd'

5.2.3 jelly_data_XXX çşž

ăAđ'ăAĭăAŊăĈĹăĈŠăNăAăAşăAĭăAĎă■ŸçŽžăAđăĈĜăĈijăĈĚăAñăŖĭăAŮăAęăăĜęçŖĖăĈŠăqNăAĖăĈŖăĈd'ăĈŮăĈŖăăĈĭçĭd'ăşžăĖĬñçŽĎăAñ AXĬăĈŖăĈčæŮžăijŖăAđ valid/ready æŮžăijŖăAğăĈŖăĈšăĈĹăĈűăĈğăĈijăĈŖăAžăĈN

5.2.4 jelly_stream_XXX çşž

last āČŦāČŦ' āČřāAļāAļ' āAğāNžāĽGāCL' āČŇāČŇāÿĂéĂčāAđāČzāČĽāČĽāČijāČāāČGāČijāČĤāAñāŕĴ āAŮāAęāGęçŘĚāČŠèāŇāAĚāČŦ' āĴāđōIJāÿĽāČzāČĽāČĽāČijāČāāĚĽā■āČŠèāĽāAŽ first āČŠāžŸāAŠāČĽ' āČŇāČŇāČČāAđāČČāAČāČŇāĂČ āšžæIJñçŽĎāAñ AXIāČŘāČzæŮžāijRāAđ valid/ready æŮžāijRāAğāČŘāČšāČĽ' āČŮāČgāČijāČřāAŽāČŇ

5.2.5 jelly_address_XXX çşž

āŘĎċĽōāČčāČĽ' āČňāČČāČŮāČšāČřāAđçČzāAđāČđ' āČšāČGāČČāČřāČžçŦšæĽŘāČ■āČÿāČČāČř

5.2.6 jelly_capacity_XXX çşž

āŘĎċĽōāđōžéĞŘçōaçŘĚāČňāČęāČšāČĤ

5.2.7 jelly_func_XXX çşž

çŦĎāAĤāŘĽāČŘāAŽāZđèŮŕāAñāČĽāČŇāŘĎċĽōāČŦāČqāČšāČřāČŮāČgāČšæŘŘāĴ

5.2.8 āAļāAđāžŮ

āAļāAđāžŮāAĎāČ■āAĎāČ■

CPU (MIPS-I compatible)

6.1 æøĈèøÅ


Jelly āĀīāĀfāĀĀFPGAāĀSāĀSāĀō MIPS-I āĈfāĈd'āĈfāĀĤāS;āzd'āĈzāĈĈāĈĤāĀōāĈšāĈĈāĈSæIJL'āĀŪāĀšāĈ;āĈTāĈĤāĈšāĈĈāĈŪāĈāĈzāĈĈāĈŪāĈšāĈfāĈŪāĈzāĈĈāĈāĀģāĀZāĈ

6.2 CPUāĈšāĈĈāĀōæøĈèøÅ

Jelly āĀōāĈZāĀĤāĈŅ CPU āĈšāĈĈāĀfāS;āzd'āĈzāĈĈāĈĤāĀīāĀŪāĀøāĀfāĀĀ MIPS-I āĈfāĈd'āĈfāĀĤāS;āzd'āĈzāĈĈāĈĤāĈšāĈZāĀĤāĀøāĀĤāĈĤāĀģcc āĀĤāĀf'āĀñāĈĤāĈŅéŪŅçZzāĀñāRfēĈ;āĀģāĀZāĈ āĀšāĀāāĀŪāĀĤwl, lwr, swl, swr āS;āzd'āĀfāĈZāĀĤāĀøāĀĎāĤāĀĎāĀōāĀģæšĀēĎRāĀñāĒēøĀāģāĀZāĈ āĤšēĭijāĀēāĤāĀf'āĀōāS;āzd'āĈzāĈĈāĈĤāzēād'ŪāĀōæf'šēĈ;āĀfāšzæIJñçZĎāĀñçŅñēĜĤāzTæğYāĤāĀōāĀģāĀĈāĀRāĀģ āĈšāĈšāĈSāĈd'āĈf'āĀñætĀçTīāĀģāĀāĈŅāĀīāĀĎāĀēzēād'ŪāĀfMIPSāĈŪāĈzāĈĈāĈāĀīāzšæRZæĀģāĀfāĀĈāĈĤāĀģāĀZāĈšā


6.3 jelly_cpu_top āĈĈāĈŸāĈēāĈijāĈñ

6.3.1 āĈSāĈfāĈçāĈijāĈē




(continues on next page)

(continued from previous page)




(continues on next page)

(continued from previous page)




(continues on next page)

(continued from previous page)




6.3.2 ĀČlāČijāČLäᄁāŕũ




(continues on next page)

(continued from previous page)



(continues on next page)


(continued from previous page)



6.4 CPUāČĜāČŘāČČāČřāČlāČijāČĹ

āČĜāČŘāČČāČřāČlāČijāČĹāAŁNaČĹ'āyNēlŸāAŁāČāČĹ'āČňāČzāAŁāČāČřāČzāČzāAŁāAŁāAŁāZāČ

6.4.1 āČňāČyāČzāČŁāzŤæġŸ




(continues on next page)

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the problem.


6.6 WISHBONE

Jelly OpenCores(<http://www.opencores.org/>) WISHBONE
 WISHBONE is a hardware description language (HDL) for the WISHBONE bus. It is a subset of Verilog and is designed to be easy to use and to be portable across different hardware architectures. The WISHBONE bus is a simple, efficient, and flexible bus architecture that is suitable for a wide range of applications. It is designed to be easy to use and to be portable across different hardware architectures. The WISHBONE bus is a simple, efficient, and flexible bus architecture that is suitable for a wide range of applications. It is designed to be easy to use and to be portable across different hardware architectures.



6.7 Jelly bus


WISHBONE is a hardware description language (HDL) for the WISHBONE bus. It is a subset of Verilog and is designed to be easy to use and to be portable across different hardware architectures. The WISHBONE bus is a simple, efficient, and flexible bus architecture that is suitable for a wide range of applications. It is designed to be easy to use and to be portable across different hardware architectures. The WISHBONE bus is a simple, efficient, and flexible bus architecture that is suitable for a wide range of applications. It is designed to be easy to use and to be portable across different hardware architectures.



→ WISHBONE is a hardware description language (HDL) for the WISHBONE bus. It is a subset of Verilog and is designed to be easy to use and to be portable across different hardware architectures. The WISHBONE bus is a simple, efficient, and flexible bus architecture that is suitable for a wide range of applications. It is designed to be easy to use and to be portable across different hardware architectures.

(continues on next page)

(continued from previous page)



6.8 ěŠĵăzd'ăĆzăĈĈăĈĹċ■L'

ăAŞăAqăĈL'ăAńċĵăăAĎăAęăAŁăA■ăAĹăAŻăăĆ
files/jelly_cpu.ods

MIPS-I ažŠæRŽãĈĵãĈĹãĈşãĈćĉŠřácĈ

7.1 ãAřãAŸãĈAãAń

MicroBlazeãAŇĎãĎşãAğãĹ'çTĹãAğãA■ãĀZynqãAńARMãĈşãĈćãAŇæR■ëĵL'ãAŤãĈŇãĀAãZŁãAĴãAĴãAĉãAęãAřéAŮãŮãAóé
 Jelly ãĈũãĈzãĈĚãĈãĈŞãĴĴãĈĹãğŇãĈAãAşãA■ãĀãĈãAŇãAŞãAřãĀŇCPUãĈŞæŽyãĀĎãAęãAĚãAşãAĎãA■ãAŇĉŽžĉńřãAããĈãAş
 rtl/cpu ãĈŤãĈř'ãĈńãĈĀãAőãyŇãAńã;ŞæŽĈRTLãĈŞëĉŽãAĹãAşãAřãAŇãĈĹãAóéãĈãAńæŽyãĀĎãAşCPUãAőRTLãĈşãĈĵãĈĹ'ãAŇã
 HTML ãAğæŽyãĀĎãAşëñæŸŎæŮGãĈŞãZŁéćĹãAń Markdown ãAńæŽyãA■Žř'ãAŮãAęãAĚãAşãAĎãAĴãĀĴãĀĎãAĴãAŽãĀĈ

7.2 Jelly-CPUāAőçL'žāžt'

- MIPS-IāČl'āČd'āČrāAłāS;āzd'āČzāČČāČLāAğāĀAgcc āAğCēlĀēlđēŨŃçŽžāAŃēāNāAŁāČN
- āČ■āČčāČČāČūāČēāf'šēČ;
- āfEçłRāRĹLāČqāČČāČl(TCM)āf'šēČ;
- Verilog 2001 āAğēlŸēfř
- DDR-SDRAMāf;āŁIJ
- ĪijITRON4.0āžTāğŸ HOS-V4a āf;āŁIJāy■
- ICEāNāijłçŦlāAōāČGāČRāČČāČrāČlāČijaČLāČŠāČŽāAŁāAęāAĐāČN
- āČ■āČčāČqāČšāČLāAŃāŮēāIJñēlđ(ā;IJēĀĒāAŃēNšēlđāČRāAŃāČšāAłāAĐ)

7.3 āČūāČžāČĚāČāāAőèłñæŸŮ

7.4 CPUāČšāČčāAōāČŮāČ■āČČāČrāŽš

āĒyāđNçŽĐāAłāT'ZçğSæŽyāAł'āAŁāČLijłTæōłāČŠāČd'āČŮāČl'āČd'āČšāAōāČčāČijaČ■āČĚāČrāČAāČčāAğāĀAāČšāČčēČlāAłāČRā
āA;āAšāĀAāĒĚēŦłāAğāČGāČRāČČāČrāČēāČNāČČāČLāČČçŦlāĐRāAŮāAęāAŁāČLāĀAāđ' ŮēČlāAŃāČL'CPUāČšāČčāČšçŽt'æŮ
āČŦāČl'āČrāČijaČGāČčāČšāČrāČČāĒēāAčāAęāAŁāČLāĀAāōĒāAł'āAōāōšēāNāČēāČNāČČāČLāČSEXāČžāČĚāČijaČyāAŃāŽžāČA
lāAğāAłāČ■āČijaČL'āS;āzd'āAōāēñāāS;āzd'āAğāAłāČ■āČijaČL'āAŮāAšāČčāČyāČžāČēāAłāŁl'çŦłçAęā■āAğāŽāAōāAğāĀAçL'žā
āAłāAōāžŮāĀFPGAçŽĐāAłāūēāđ'ñçČžāAłāAŮāAęāAłāĀAāČŦāČl'āČrāČijaČGāČčāČšāČrāAōāČđāČnāČAāČŮāČčāČrāČłāAŃFP
mflō)āAğāžŮçōŮāAŽāČNāČLāAĒāAŃāAŮāAęāĀAēēNāAŃāAŠāyŁāĀAāžŮçōŮāAłlāČłāČd'āČrāČnāAğāōšçR;āAğāA■āA;āAŮāA
āČGāČRāČČāČrāČēāČNāČČāČLāAōāČLāAĒāAłāČIJāČLāČnāČ■āČČāČrāČšāČšāČšāAğ Spartan-3
āAōāČžāČŦāČijaČL'āČrāČnāČijaČL'-4āAğ50MHzāAğāŃŦāAĐāAęāAĐāA;āAŽāAōāAğāA;āAČāA;āAČāAłāAĐāAčāAšāAłāAšāČ■

7.4.1 CPUāČLāČČāČŮāAőèłñæŸŮāžš

CPUāČšāČčāAōāđ' ŮāAŃāĀAāfEçłRāRĹLāČqāČČāČl(TCM)āAłāČ■āČčāČČāČūāČēāČšāēR■ēijL'āAŮāAęāAĐāA;āAŽāĀČTCMāAłāČ■
FPGAāAōāĒēēŦłāČGāČčāČčāČnāČlāČijaČLāRAMāČŠēāNāAŃāAŮāAęāĀAłijšāAđ'āAōāČlāČijaČLāČšāS;āzd'/āČGāČijaČēāAŃāŁ
āfEçłRāRĹLāČqāČČāČl(TCM)āČČFPGAāAōāĒēēŦłāČGāČčāČčāČnāČlāČijaČLāRAMāAōāAŁāAŃāAšāAğāĀAāS;āzd'/āČGāČijaČēāA

ãŘĎċłóãĈŘãĈzãAñãAřOPENCORES.ORG ãAő WISHBONEãĈŘãĈz ãAłãžŠæŘŽæĂğãAñãAĈãĈNãĈŁãAĖãAñãIJãAċãAšãAđ'ãĈŁ

7.4.2 Spartan3e statrer kit ãAğãAőãĈuãĈzãĈĖãĈãAőèłñæYŎãŽš

ãžŁãŽđãAőãĈIJãĈijãĈŁ'ãAñãAřRS-232CãAññijŠãĈIãĈijãĈŁãAĈãĈNãAőãĈŠãAĎãAĎãAšãAłãAñãAĖãĈGãĈŘãĈĈãĈřãĈIãĈijãĈŁ
ãAłãAšãAĖłđãýãAñãĈuãĈšãĈŮãĈñãAłãĈĈãAőãAğãAŽãAñDDR-SDRAMãAőãŁũã;ãRTLãĈĈæŽýãAĎãAĖãAĤãAłãAŮãAšãĈ
SDRAMãAř100MHzégĖãNŤãAłãAőãAğãĈřãĈãĈĈãĈřãžŮãAŽãAñãAŁċŤIãAőãĈŮãĈIãĈĈãĈýãAñãĖããAċãAĖãAĎãAłãAŽãĈ
ãĈŽãĈIãĈŤãĈğãĈř'ãĈñãĈŘãĈzãAñãAřãĎĎċłóãŠĖ;žãŽđèůřãĈŠãAđ'ãAłãAĎãAğãAĎãAłãAŽãĈĈIRC(ãŁ'šãĈŁè;ijãAĤãĈšãĈĈãĈŁãĈ

7.5 éŮŇċŽžċŠřãĈĈãAñãAđ'ãAĎãAĖ

7.5.1 ãĈŘãĈijãĈŁ'ãĈĖãĈğãĈċċŠřãĈĈ

éŮŇċŽžãĈIJãĈijãĈŁ'ãAñãAř Xilinx ãAő Spartan-3e Starter KitãĈŠã;ĤãAċãAĖãAĎãAłãAŮãAšãĈ
ãžŁãAšãAłãĖãŁ'NãAřéŽãAŮãAĎãAłãAłãAĎãAłãAŽãAőãAğãAĖãAĈãAŘãAłãAğãŘĈèĈãAğãAŽãĈ

7.5.2 ãĈĊãĈŤãĈŁãĈĖãĈğãĈċċŠřãĈĈ

Xilinx ãAő ISE WebPack ãĈŠã;ĤãAċãAĖãAĎãAłãAŽãĈ

CelĖłđãĈšãĈšãĈđ'ãĈř'ãAřãĤæŽĈ gcc ãAőãĈřãĈãĈzãĈšãĈšãĈđ'ãĈř'ãĈŠ cyg-
win ãýŁãAğãğŇċřŁ'ãAŮãAĖãĤãAċãAĖãAĎãAłãAŮãAšãĈãžŁãAšãAł Windows
æt'ĤãAőãžžãAğãĈĈ WSL ãĈĎ VirtualBox ãAñãAĈãĈŁãAłãAŽãAőãAğ Linux
ãýŁãAğãĈřãĈãĈzãĈšãĈšãĈđ'ãĈř'ãAñãĤãAŁãĈNãAłãAĤãAĎãAłãAŽãĈ
swl,swr,lwl,lwr ċãŁ'ãAñãĤãAŁãAłãAĎãAőãAğãAłãAšãAšãAšãAŁæřŮãĈŠãAđ'ãAšãAŘãAšãAŤãAĎãĈ

CHAPTER 8

Indices and tables

- `genindex`
- `modindex`
- `search`